New Macroblock Engine Architecture for Video Processing

نویسندگان

  • Trio Adiono
  • Dani Fitriyanto
  • Akhmad Mulyanto
  • Sumek Wisayataksin
  • Kazumasa Takeichi
  • Dongju Li
  • Tati L. R. Mengko
  • Hiroaki Kunieda
چکیده

A new engine for macro-block based video processing is introduced in this paper. This engine increases efficiency, flexibility and extensibility of data generation for macroblock based video processing system. In the proposed system, a new specific instruction sets that can access data in pixel, line, block, macro-block or frame within a clock cycle are introduced. Thus, efficiency of video processing system is increased. Additionally, the programmability of data access enables dynamic scheduling for various video processing applications. It extremely reduces processing time while reducing the control complexity as well. This architecture also has scalability for different size of image and has expandability for new macro-block based processor. Implementation to typical video compression application shows high performance result and easy system implementation.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Fig. 1: Mpeg-4 Coding Scheme

A programmable processor architecture for MPEG-4 video is proposed, that can serve as a coprocessor module in MPEG-4 decoder systems. It consists of a 64-bit dual-issue VLIW macroblock engine, a separate RISC core for bitstream parsing and system processing, and an autonomous I/O processor. A separate DSP is used for MPEG audio support. The architecture is fully programmable and supports parall...

متن کامل

Advanced Design of TQ/IQT Component for H.264/AVC Based on SoPC Validation

This paper presents an advanced hardware architecture for integer transform, quantization, inverse quantization and inverse integer transform modules dedicated to the macroblock engine of the H.264/AVC video codec standard. Our highly parallel and pipelined architecture is designed to be used for intra and inter prediction modes in H.264/AVC. The TQ/IQT design is described in VHDL language and ...

متن کامل

Hardware architecture design for variable block size motion estimation in MPEG-4 AVC/JVT/ITU-T H.264

Variable block size motion estimation is adopted in the new video coding standard, MPEG-4 AVCIIVTIITU-T H.264, due to its superior performance compared to the advanced prediction mode in MPEG-4 and H.263+. In this paper, we modified the reference software in a hardware-friendly way. Our main idea is to convert the sequential processing of each 8x8 sub-partition of a macroblock into parallel pro...

متن کامل

An Amba-compliant Motion Estimator for H.264 Advanced Video Coding

1 Supported in part by the National Science Council, R.O.C., under Grants No. NSC 92-2218-E-007-023, NSC 92-2220-E007-009, and NSC 92-2220-E-007-017, by the Ministry of Economics Affairs, R.O.C., under Grant No. 92-EC-17-A-03S1-0002, and by Taiwan Semiconductor Manufacturing Corp. (TSMC) under Grant No. 93A0002EA. Abstract –We propose a 2D VLSI architecture with 256 processing elements and a co...

متن کامل

A VLSI Architecture for Advanced Video Coding Motion Estimation

With the advent of new video standards such as MPEG-4 part-10 and H.264/H.26L, demands for advanced video coding (AVC), particularly in area of variable block searching motion estimation (VBSME), are increasing. This has led to research into suitable flexible hardware architectures to perform the various types of VBSME. In this paper, we propose a new 1-D VLSI architecture for full search varia...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2005